Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates
Loading...
Permanent Link
Author/Creator ORCID
Date
2010-09-20
Type of Work
Department
Program
Citation of Original Publication
Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina Begum, Mohd. Zulfiquar Hafiz, Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates, International Journal of Computer and Electrical Engineering vol. 3, no. 1, pp. 1-7, 2011 , https://arxiv.org/abs/1009.3819
Rights
This item is likely protected under Title 17 of the U.S. Copyright Law. Unless on a Creative Commons license, for uses protected by Copyright Law, contact the copyright holder or the author.
Abstract
Reversible logic design has become one of the promising research directions in low power dissipating circuit design in the past few years and has found its application in low power CMOS design, digital signal processing and nanotechnology. This paper presents the efficient design approaches of fault tolerant carry skip adders (FTCSAs) and compares those designs with the existing ones. Variable block carry skip logic (VBCSL) using the fault tolerant full adders (FTFAs) has also been developed. The designs are minimized in terms of hardware complexity, gate count, constant inputs and garbage outputs. Besides of it, technology independent evaluation of the proposed designs clearly demonstrates its superiority with the existing counterparts.