Low-Power Resonant Clocking Using Soft Error Robust Energy Recovery Flip-Flops
Loading...
Links to Files
Author/Creator
Author/Creator ORCID
Date
2018-06-27
Type of Work
Department
Program
Citation of Original Publication
Islam, R. Low-Power Resonant Clocking Using Soft Error Robust Energy Recovery Flip-Flops. J Electron Test 34, 471–485 (2018). https://doi.org/10.1007/s10836-018-5737-6
Rights
This item is likely protected under Title 17 of the U.S. Copyright Law. Unless on a Creative Commons license, for uses protected by Copyright Law, contact the copyright holder or the author.
This is a post-peer-review, pre-copyedit version of an article published in Journal of Electronic Testing. The final authenticated version is available online at: http:// dx.doi.org/10.1007/s10836-018-5737-6.
This is a post-peer-review, pre-copyedit version of an article published in Journal of Electronic Testing. The final authenticated version is available online at: http:// dx.doi.org/10.1007/s10836-018-5737-6.
Subjects
Abstract
An energy recovery or resonant clocking scheme is very attractive for saving the clock power in nanoscale ASICs and systems-on-chips, which have increased functionality and die sizes. The technology scaling followed Moore’s law, that lowers node capacitance and supply voltage, making nanoscale integrated circuits more vulnerable to radiation-induced single event upsets (SEUs) or soft errors. In this work, we propose soft-error robust flip-flops (FFs) capable of working with a sinusoidal resonant clock to save the overall chip power. The proposed conditional-pass Quatro (CPQ) FF and true single phase clock energy recovery (TSPCER) FF are based on a unique soft error robust latch, which we refer to as a Quatro latch. The proposed C2-DICE FF is based on a dual interlocked cell (DICE) latch. In addition to the storage cell, each FF consists of a unique input-stage and a two-transistor, two-input output buffer. In each FF with a sinusoidal clock, the transfer unit passes the data to the Quatro and DICE latches. The latches store the data values at two storage nodes and two redundant nodes, the latter enabling recovery from a particle-induced transient with or without multiple-node charge sharing. Post-layout simulations in 65nm CMOS technology show that the FF exhibits as much as 82% lower power-delay product compared to recently reported soft error robust FFs. We implemented 1024 proposed FFs distributed in an H-tree clock network driven by a resonant clock-generator that generates a 1–5 GHz sinusoidal clock signal. The simulation results show a power reduction of 93% on the clock tree and total power saving of up to 74% as compared to the same implementation using the conventional square-wave clocking scheme and FFs.