Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates

Simple item page
dc.contributor.authorIslam, Md. Saiful
dc.contributor.authorRahman, Muhammad Mahbubur
dc.contributor.authorBegum, Zerina
dc.contributor.authorHafiz, Mohd. Zulfiquar
dc.date.accessioned2018-11-26T16:31:22Z
dc.date.available2018-11-26T16:31:22Z
dc.date.issued2010-09-20
dc.description.abstractReversible logic design has become one of the promising research directions in low power dissipating circuit design in the past few years and has found its application in low power CMOS design, digital signal processing and nanotechnology. This paper presents the efficient design approaches of fault tolerant carry skip adders (FTCSAs) and compares those designs with the existing ones. Variable block carry skip logic (VBCSL) using the fault tolerant full adders (FTFAs) has also been developed. The designs are minimized in terms of hardware complexity, gate count, constant inputs and garbage outputs. Besides of it, technology independent evaluation of the proposed designs clearly demonstrates its superiority with the existing counterparts.en_US
dc.description.urihttps://ebiquity.umbc.edu/paper/html/id/791/Fault-tolerant-variable-block-carry-skip-logic-vbcsl-using-parity-preserving-reversible-gatesen_US
dc.format.extent9 pagesen_US
dc.genrejournal articles preprintsen_US
dc.identifierdoi:10.13016/M2RB6W614
dc.identifier.citationMd. Saiful Islam, Muhammad Mahbubur Rahman, Zerina Begum, Mohd. Zulfiquar Hafiz, Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates, International Journal of Computer and Electrical Engineering vol. 3, no. 1, pp. 1-7, 2011 , https://arxiv.org/abs/1009.3819en_US
dc.identifier.urihttp://hdl.handle.net/11603/12087
dc.language.isoen_USen_US
dc.relation.isAvailableAtThe University of Maryland, Baltimore County (UMBC)
dc.relation.ispartofUMBC Computer Science and Electrical Engineering Department Collection
dc.relation.ispartofUMBC Faculty Collection
dc.relation.ispartofUMBC Student Collection
dc.rightsThis item is likely protected under Title 17 of the U.S. Copyright Law. Unless on a Creative Commons license, for uses protected by Copyright Law, contact the copyright holder or the author.
dc.subjectReversible Logicen_US
dc.subjectParity Preserving Reversible Gateen_US
dc.subjectCarry Skip Adderen_US
dc.subjectfault tolerant carry skip adders (FTFA)en_US
dc.subjectCarry Skip Adderen_US
dc.subjectVariable block carry skip logic (VBCSL)en_US
dc.subjectUMBC Ebiquity Research Groupen_US
dc.titleFault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gatesen_US
dc.typeTexten_US

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
1009.3819.pd.pdf
Size:
349.74 KB
Format:
Adobe Portable Document Format
Description:
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
2.56 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

UMBC Computer Science and Electrical Engineering Department
UMBC Faculty Collection
UMBC Student Collection