Design Automation of Series Resonance Clocking in 14-nm FinFETs

dc.contributor.authorChallagundla, Dhandeep
dc.contributor.authorBezzam, Ignatius
dc.contributor.authorIslam, Riadul
dc.date.accessioned2023-08-08T22:42:32Z
dc.date.available2023-08-08T22:42:32Z
dc.date.issued2023-08-01
dc.description.abstractPower-performance constraints have been the key driving force that motivated the microprocessor industry to bring unique design techniques in the past two decades. The rising demand for high-performance microprocessors increases the circuit complexity and data transfer rate, resulting in higher power consumption. This work proposes a set of energy recycling resonant pulsed flip-flops to reuse some of the dissipated energy using series inductor-capacitor (LC) resonance. Moreover, this work also presents wideband clocking architectures that use series LC resonance and an inductor tuning technique. By employing pulsed resonance, the switching power dissipated is recycled back. The inductor tuning technique aids in reducing the skew, increasing the robustness of the clock networks. This new resonant clocking architecture saves over 43% power and 90% reduced skew in clock tree networks and saves 44% power and 90% reduced skew in clock mesh networks, clocking a range of 1-5 GHz frequency, compared to conventional primary-secondary flip-flop-based clock networks. Implementation of resonant clock architectures on standard clock network benchmarks depicts 66% poweren_US
dc.description.sponsorshipThis work was supported in part by Rezonent Inc. under Grant CORP-0061, National Science Foundation (NSF) award number: 2138253, and UMBC Startup grant. The authors also acknowledge M. Galib from UMBC for providing layouts data used in the analysis.en_US
dc.description.urihttps://link.springer.com/article/10.1007/s00034-023-02458-4en_US
dc.format.extent32 pagesen_US
dc.genrejournal articlesen_US
dc.genrepostprintsen_US
dc.identifierdoi:10.13016/m2vphq-y7w7
dc.identifier.citationChallagundla, Dhandeep, Ignatius Bezzam and Riadul Islam. "Design Automation of Series Resonance Clocking in 14-nm FinFETs" Springer Circuits, Systems, and Signal Processing (CSSP) 2021.en_US
dc.identifier.urihttps://doi.org/10.1007/s00034-023-02458-4
dc.identifier.urihttp://hdl.handle.net/11603/29127
dc.language.isoen_USen_US
dc.publisherSpringeren_US
dc.relation.isAvailableAtThe University of Maryland, Baltimore County (UMBC)
dc.relation.ispartofUMBC Computer Science and Electrical Engineering Department Collection
dc.relation.ispartofUMBC Faculty Collection
dc.relation.ispartofUMBC Student Collection
dc.rightsThis version of the article has been accepted for publication, after peer review (when applicable) and is subject to Springer Nature’s AM terms of use, but is not the Version of Record and does not reflect post-acceptance improvements, or any corrections. The Version of Record is available online at: https://doi.org/10.1007/s00034-023-02458-4.en_US
dc.titleDesign Automation of Series Resonance Clocking in 14-nm FinFETsen_US
dc.typeTexten_US
dcterms.creatorhttps://orcid.org/0000-0002-4649-3467en_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
main (1).pdf
Size:
1.54 MB
Format:
Adobe Portable Document Format
Description:

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
2.56 KB
Format:
Item-specific license agreed upon to submission
Description: