Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks
Loading...
Links to Files
Author/Creator ORCID
Date
2022-11-11
Type of Work
Department
Program
Citation of Original Publication
D. Challagundla, M. Galib, I. Bezzam and R. Islam, "Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks," 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, 2022, pp. 268-272, doi: 10.1109/ISCAS48785.2022.9937771.
Rights
© 2022 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Subjects
Abstract
As the demand for high-performance microprocessors increases, the circuit complexity and the rate of data transfer increases resulting in higher power consumption. We propose a clocking architecture that uses a series LC resonance and inductor matching technique to address this bottleneck. By employing pulsed resonance, the switching power dissipated is recycled back. The inductor matching technique aids in reducing the skew, increasing the robustness of the clock network. This new resonant architecture saves over 43% power and 91% skew clocking a range of 1--5 GHz, compared to a conventional primary-secondary flip-flop-based CMOS architecture.